fects of transistor variations on basic circuits. Figure 3 shows the measured oscillation frequency variations of a 180-nm CMOS technology including their power supply voltage dependence. Within-wafer variation from die-to-die is a global variation which affects all transistors of the circuit in the same way, while within-die variation is largely random variation, which affects each transistor of the circuit differently. Therefore, within-die and within-wafer variations can be separated with ring oscillators because the random variations are increasingly averaged with large number of transistors [4] . From Fig. 3 , it can be seen that the within-die variation is approximately exponentially increasing for lower supply voltage, although the within-wafer variation increases only proportionally to the inverse of the supply voltage.
As well as FBC analysis, the reproducibility of the within-wafer/die variations is verified by fitting HiSIM2 parameters to the ring oscillator measurement results (see lower half parts of Table III ). The extracted parameters show much the same pattern compared to the FBC results. Deviations can be observed for the within-die variation, which may be due to larger special separation of the transistors in the ring oscillator.
Static Random Access Memories (SRAM)
SRAM is a basic element of logic circuits and occupies the largest area in recent VLSI circuits. Hence, SRAM sensitivity to process variations is very critical and providing a large static noise margin (SNM) of SRAM-cells becomes a very serious problem. For improvement of the SNM, the channel width of the driver transistors (W dr ) is often set to a lager value than that of transfer transistors (W tr ) in the 6-transistor SRAM cell (6Tr-cell), as shown in Fig. 4 .
However, increasing of the -ratio, which is defined by  =W dr /W tr , can cause larger SNM variations due to an abrupt widening bump of the diffusion in the SRAM cell layout. Figure 5 shows the -ratio dependence of the measured SNM and I on variations of each transistor in 180-nm CMOS technology. From Fig. 5a , the SNM of the 6Tr-cell and its variation is improved as the -ratio is increased. I on variations of load and transfer transistors, however, have been degraded, although the I on variation of the driver transistor is decreased (Fig. 5b) , as expected from the larger driver-transistor size. The reproducibility of the measured SNM variations with HiSIM2 is verified in Fig. 6 , by using the microscopic HiSIM2-parameter variation result of the FBC analysis.
Conclusions
A variation analysis based on the HiSIM2 surface-potential model has been presented for basic circuits in the 180-nm CMOS technology. Only four microscopic parameters, NSUBC, MUESR1, NSUBP and XLD, are sufficient for reproduction of within-wafer and within-die variations. With ring oscillators and FBC circuits, these within-wafer and within-die variations can be separated. To analyze the layout dependency of 6Tr-SRAM-cells, SNM and I on variations have been measured in the 180-nm CMOS technology. SPICE simulations based on HiSIM2 are in good consistency with the measured variations of all test circuits. (Table II) . 
